It would've been really bad compared to modern CPUs. Just one example: having no cache, instruction fetches would be slowed down to the speed of RAM, what's worse if that instruction writes/reads memory location then another RAM access would be issued, with high probability of accessing very different location additional timing penalties would occur (row pre-charge, etc.)